



**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

Applicant: Rolf HARJUNG  
Serial No.: 10/635,198  
Filed: August 6, 2003  
For: MODELING AN ELECTRONIC DEVICE  
Art Unit: 2125  
Examiner: Albert William Paladini  
Confirmation No.: 8328  
Customer No.: 27623  
Attorney Docket No.: US 20 02 1052-2

Mail Stop RCE  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

**INFORMATION DISCLOSURE STATEMENT**

Dear Sir:

In accordance with applicant's duty of disclosure under 37 C.F.R. §1.56, please find attached hereto form PTO-1449 listing information which may be material to the patentability of this application, filed on **August 6, 2003**. This Information Disclosure Statement is being filed:


- \_\_\_ Within three (3) months of the filing date of the national application;
- \_\_\_ Within three (3) months of the date of entry of the national stage as set forth in 37 C.F.R. §1.491 in an international application;
- \_\_\_ Before the mailing date of a first Office Action on the merits;
- \_\_\_ After the filing date or date of first Office Action, but before the mailing date of a final action under 37 C.F.R. §1.113, provided that this occurs prior to the issuance of a Notice of Allowance and provided that this I.D.S. is accompanied by either a certification as specified in 37 C.F.R. §1.97(e) or the fee set forth in 37 C.F.R. §1.17(p);

- \_\_\_\_\_ After the filing date or date of first Office Action, but before the mailing date of a Notice of Allowance under 37 C.F.R. §1.311, provided that this occurs prior to the final action and provided that this I.D.S. is accompanied by either a certification as specified in 37 C.F.R. §1.97(e) or the fee set forth in 37 C.F.R. §1.17(p);
  - \_\_\_\_\_ After the mailing date of a final action under 37 C.F.R. §1.113, provided that this occurs prior to the issuance of a Notice of Allowance and provided that this I.D.S. is accompanied by a certification as specified in 37 C.F.R. §1.97(e) and the fee set forth in 37 C.F.R. §1.17(p); and
  - \_\_\_\_\_ After the mailing date of a Notice of Allowance under 37 C.F.R. §1.311, provided that this occurs prior to or subsequent to the payment of the Issue Fee and provided that this I.D.S. is accompanied by a certification as specified in 37 C.F.R. §1.97(e) and the fee set forth in 37 C.F.R. §1.17(p).
- XXX** Filing with RCE Under 37 CFR 1.114, thus no fee is required.

We are also enclosing copies of the non-US publications listed on the attached PTO-1449.

It should be understood that attention has been called to the references that have been deemed to be pertinent to the claimed present invention. In concluding what was pertinent, the criteria employed was considered most appropriate in light of the invention shown in the present application. However, the Examiner or others may deem some other criteria to be just as appropriate or more appropriate. Therefore, the Examiner is respectfully urged to review the listed references and to make the usual careful independent search for other prior art that may be pertinent.

Respectfully submitted,



February 15, 2007

Paul D. Greeley  
Reg. No. 31,019  
Ohlandt, Greeley, Ruggiero & Perle, L.L.P.  
One Landmark Square, 10th Floor  
Stamford, CT 06901-2682  
(203) 327-4500

CUSTOMER NO.: 27623

Sheet 1 of 1.

FORM PTO-1449

Docket Number (Optional)

Application Number

US 20 02 1052-2

10/635,198

Applicant


Rolf HARJUNG

Filing Date

August 6, 2003

Group Art Unit

2125



(Use several sheets if necessary)

## U. S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE

## FOREIGN PATENT DOCUMENTS

	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	Translation	
						YES	NO

## OTHER DOCUMENTS (including Author, Title, Date, Pertinent Pages, Etc.)

	Arunachalam, Ravishankar et al. "CMOS Gate Delay Models for General RLC Loading".
	Proceedings of the 1997 International conference on Computer Design (ICCD '97),
	0-8186-8206-X/97, 1997 IEEE, pp. 1-7.
	Dartu, Florentin et al. "A Gate-Delay Model for High-Speed CMOS Circuits". 31 <sup>st</sup> ACM/IEEE
	Design Automation Conference, pp. 576-580, 1994.

EXAMINER

DATE CONSIDERED

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP §609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.